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Abstract—Successive cancellation list (SCL) decoding 
algorithm is a powerful method that can help polar codes achieve 
excellent error-correcting performance. However, the current 
SCL algorithm and decoders are based on likelihood or log-
likelihood forms, which render high hardware complexity. In this 
paper, we propose a log-likelihood-ratio (LLR)-based SCL (LLR-
SCL) decoding algorithm, which only needs half the computation 
and storage complexity than the conventional one. Then, based 
on the proposed algorithm, we develop low-complexity VLSI 
architectures for LLR-SCL decoders. Analysis results show that 
the proposed LLR-SCL decoder achieves 50% reduction in 
hardware and 98% improvement in hardware efficiency. 
Keywords—polar codes, successive cancellation list (SCL), log-
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I. INTRODUCTION 
Polar codes have become one of the most favorable 
forward error correction (FEC) codes since their discovery in 
2008 [1]. Nowadays information theorists have shown that the 
capacity-achieving polar codes can achieve beyond-LDPC 
error-correcting performance with the use of successive 
cancellation list (SCL) algorithm [2]. Therefore, the SCL 
algorithm is viewed as the most promising approach for 
practical polar decoding. 
To date, original SCL algorithm and its variants are based 
on likelihood [2] or log-likelihood (LL) forms [3-4][8]. 
Because most FEC-contained systems are based on log-
likelihood ratio (LLR) form, the current non-LLR-based SCL 
decoders are incompatible for practical applications. Moreover, 
because two types of decoding messages (probability being 0 
and 1) need to be processed and stored in non-LLR-based SCL 
decoders, the corresponding hardware complexity is very high. 
This paper presents an LLR-based SCL (LLR-SCL) 
algorithm for polar code decoding. In the proposed algorithm, 
the ratio of probability being 0 and 1 is used to represent the 
decoding messages. As a result, the computation complexity 
and memory requirement of LLR-SCL algorithm is greatly 
reduced as compared to LL-SCL case. Then, based on this new 
algorithm, a VLSI architecture of the LLR-SCL decoder is 
presented. Analysis shows that the proposed LLR-SCL decoder 
achieves 50% reduction in hardware and 98% increase in 
hardware efficiency. 
The rest of this paper is organized as follows. Section II 
reviews the polar codes. The proposed LLR-SCL algorithm is 
presented in Section III. Section IV develops the hardware 
architecture of LLR-SCL decoder. Hardware performance is 
analyzed in Section V. Section VI draws the conclusions. 
II. REVIEW OF POLAR CODES  
A. Polar Code 
As shown in [1], the reliability of decoded bits over discrete 
binary memoryless symmetric channel (D-BMS) can be 
polarized according to their positions at the codeword. 
Therefore, by assigning k bits in the source data and (n-k) “0” 
bits over the reliable and unreliable positions, respectively, we 
can construct a length-n polar code with rate R=k/n. In general, 
these (n-k) “0” bits are called “frozen” bits while the k 
information bits are called “free” bits. For the details of polar 
encoding, the reader is referred to [1]. 
B. Successive Cancellation SC Algorithm  
An SCL decoder can be viewed as multiple copies of 
successive cancellation (SC) decoder; therefore we first 
introduce SC decoder in this subsection. 
Fig. 1 shows the decoding scheme of a likelihood-based 
SC decoder with n=4. Here the SC decoder consists of 
log2n=2 stages, where each stage consist of 4-input 2-output f and g units as the basic computation units. At the end of the 
last stage (stage2 in this example), a hard-decision unit (h) is 
used to determine the decoded bit  iu . Notice that in Fig. 1 
each f or g unit is labeled with a number, which indicates the 
time index when the corresponding unit is activated. 
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Fig. 1. Decoding scheme of n=4 likelihood-based SC decoder, cited from [8]. 
The function of f and g units can be derived from the polar 
encoding procedure. Fig. 2(a) shows the basic computation 
unit of the polar encoder. It can be seen that the basic 
encoding computation is a left-to-right transformation as 
out1=in1  in2, and out2=in2, where   is the exclusive-or 
operation. 
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Fig. 2. (a) basic unit of polar encoding. (b) basic unit of polar SC decoding, 
cited from [8]. 
Correspondingly, the functions of f and g units, as the basic 
computation unit of polar decoder, represent right-to-left 
estimations from 1out  and  2out  to 1in  and  2in , where 1in , 
 2in , 1out ,  2out  denote the estimates of in1, in2, out1 and out2, 
respectively. If we assume previous decoded bits 1u ,  2u …
 1iu  are 1z , 2z … 1iz , and denote this event as 
1 11 1
 i iu z , 
then we can derive the functions of f and g units as follows: 
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are the 4 inputs of f and g units. 
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In general, (1)-(5) describe likelihood-based SC algorithm. 
C. SC Algorithm over code tree 
On the other hand, from the view of code tree, the SC 
algorithm can be viewed as the path searching process over n-
level code tree. Fig. 3 shows an example searching procedure 
with n=4. Here level-i represents decoded bit  iu . In addition, 
the value associated with each node is the metric for the path 
from root node to the current node. For example, 0.09 is the 
path metric for length-3 path (1,0,1). Here (1,0,1) represents 
1 1u  ,  2 0u   and  3 1u  . Therefore, the path (1,0,1) with 
metric 0.09 indicates that   1 2 3Pr( 1, 0, 1) 0.09u u u    = . 
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Fig. 3. Example SC searching process over code tree for n=4 polar code, 
cited from [8]. 
Notice that for the f or g units in the last stage (for 
example stage2 in Fig. 1), 1in  or  2in  is  iu . In that case, 
according to (1)-(5), c0, c1, d0 or d1, as the output of f or g unit, 
represent the joint probabilities of 1u ,  2u …,  iu , which is just 
the metric of path ( 1u ,  2u …,  iu ). Therefore, the path metric 
of SC algorithm is calculated by the f or g units in the last 
stage. 
With the use of path metric, the SC decoder performs a 
locally optimal searching strategy to find the length-n path 
with largest metric. As shown in Fig. 3, in each level the SC 
decoder first visits two children nodes that are associated with 
the current survival path. By comparing the corresponding 
path metrics, the SC decoder selects the path with larger 
metrics as the updated survival path. The example survival 
path in Fig. 3 is marked as red arrows. It can be seen that the 
valid length-4 path with largest metric 0.19 can be found by 
the SC decoder. 
D. SCL Decoding Algorithm 
Due to the limit of locally optimal search, in many cases 
the SC decoder cannot find the correct decoding path. In [2] 
SCL algorithm was proposed to solve this problem. By using 
multiple SC decoders over the same code tree, the chance of 
finding the correct decoding path is significantly improved. 
Here the number of SC component decoders is referred as list 
size L. Fig. 4 shows an example of n=4 SCL decoder with L=2. 
It can be seen that the SCL decoder can trace the correct path 
(1,0,0,0) with metric 0.23 while SC decoder cannot. 
 
Fig. 4. Example SCL searching process over code tree for n=4 polar code 
with L=2, cited from [8]. 
III. THE PROPOSED LLR-SCL ALGORITHM 
A. Benefit of LLR-based Representation 
In Section II we present the likelihood-based SC and SCL 
algorithms. However, in practical applications LLR-based 
representation, instead of likelihood-based form, is usually 
adopted for soft FEC decoder designs. This is because the 
LLR-based designs have much less hardware complexity than 
the non-LLR-based ones. Generally, in order to describe the 
joint probabilistic information of a bit v and event Ψ, the 
likelihood-based decoders need to process and store two types 
of messages as Pr(v=0, Ψ) and Pr(v=1, Ψ), while LLR-based 
decoders only need to deal with one type of message as 
(ln(Pr(v=0, Ψ)/Pr(v=1, Ψ))). As a result, the computation 
complexity and memory requirement of LLR-based decoders 
are much lower than their likelihood-based counterparts. 
In [5], the LLR-based representation had been used in SC 
decoder design. The success of LLR-based scheme in SC 
algorithm is built on the property that the binary value of 
decoded bit  iu  can be directly determined from the sign of 
corresponding LLR messages. However, in SCL algorithm no 
such property exists. The  iu  in the SCL algorithm has to be 
determined by comparing the metrics of all the candidate 
paths, which are inherently based on likelihood form. As a 
result, the current SCL decoders are either based on likelihood 
or log-likelihood (LL) form, instead of LLR form. 
B. The Proposed LLR-SCL Decoding Algorithm 
In this subsection we present a LLR-based SCL (LLR-SCL) 
algorithm. First, we convert original likelihood-base messages 
in (1)-(4) to the LLR-based forms as follows: 
12 tanh (tanh( ) tanh( )) ( ) ( ) min( , )2 2
a bc sign a sign b a b   (6) 
( 1) sumud = a b                                                                   (7) 
where c=ln(c0/c1), d=ln(d0/d1), a=ln(a0/a1) and b=ln(b0/b1). 
After representing all the messages in the LLR form, the 
next step is to calculate path metrics, which is the key task for 
developing LLR-based SCL algorithm. For the likelihood-
based SCL algorithm, this calculation is automatically 
performed by the likelihood-based f or g unit in the last stage 
of SC component decoders. However, for the LLR-SCL 
algorithm, after the LLR-based f or g unit outputs LLR 
messages c or d, an extra metric computation unit (MCU) is 
needed to calculate path metrics. Next we derive the function 
of MCU. 
First, notice that the metric for the length-i path ( 1u ,  2u …, 

iu ) is      1 11 1 11 1 1Pr( ,... , ) Pr( , )
i i
i i ii i iu z u z u z u z u z
        . 
Then with the log-domain representation, the metrics for 
length-i paths are:  
  1 11,0 1ln(Pr( 0, ))
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   i iiiM u u z ,                                         (9) 
where Mi,0 and Mi,1 represent the path metrics when  iu = 0 and 
1, respectively. 
Then, recall the function of MCU is to calculate the path 
metrics Mi,0 and Mi,1 with the known c or d output from f or g 
unit in the last stage. Without loss of generality, we assume 
MCU uses c to calculate path metrics. As a result, for the f 
units in the last stage, we have: 
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In addition, similar to the case for length-i path, the log-
domain metric 11,  ii zM  for length-(i-1) path ( 1 1u z , 
 2 2u z …,  1 1i iu z  ) can be represented as: 
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Consequently, based on (10)(11) we can calculate Mi,0 and 
Mi,1 as follows: 
1,0 1, ln(1 )   i ci i zM M c e                                        (12) 
1,1 1, ln(1 )  i ci i zM M e                                              (13) 
The above (12)(13) contains ln(•) computation, which 
needs complex lookup table (LUT) for hardware design. 
Hence we need to simplify the calculations of Mi,0 and Mi,1. 
Consider ln(1 ) 0
x x for large xe
for small x
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      , (12)(13) can be 
further approximated as follows: 
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Similarly, if MCU uses LLR messages d to calculate path 
metrics, then we have: 
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In general, (14)-(17) show how to calculate the metric of 
length-i path with LLR messages. After f or g unit in the last 
stage outputs the LLR message (c or d), with the knowledge of 
length-(i-1) path metric ( 11, ii zM  ), we can calculate the metric 
of length-i path (Mi,0 and Mi,1). As a result, the LLR-SCL 
algorithm is summarized as follows: 
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C. Simulation Results 
In subsection III-B, we perform approximation on the path 
metric calculation to avoid complex ln(•) computation. Fig. 5 
shows this approximation does not cause performance loss. In 
addition, it is also seen that the approximated LLR-SCL 
algorithm has the same error-correcting performance with the 
original non-LLR-based SCL algorithm. 
 
Fig. 5. Simulation results for polar (1024, 512) codes over AWGN channel. 
IV. HARDWARE ARCHITECTURE OF LLR-SCL DECODER 
A. Overall Architecture 
In this section, based on the new LLR-SCL algorithm, we 
develop the corresponding hardware architecture. Fig. 6 shows 
the overall architecture of L-size LLR-SCL decoder. It can be 
seen that the LLR-SCL decoder consists of L LLR-SC 
component decoders, which had been discussed in our prior 
work [5]. After the last stages (f or g units) of the SC decoders 
calculate c or d, these LLR messages, together with previous 
path metrics, are input to L metric computation units (MCUs) 
to generate 2L path metric candidates. Then a sorting block is 
used to select L largest metrics among the 2L candidates. The 
L paths which are associated with the L selected metrics 
become the updated survival paths. 
Besides the above mentioned computation blocks, the LLR-
SCL decoder also contains three types of memory banks. The 
LLR messages memory bank stores and provides the LLR 
messages which are used in L LLR-SC decoders. Survival 
path memory bank and path metrics memory bank store and 
update the L survival paths and the associated path metrics. 
Considering the design of memory bank is straightforward, 
in this section we focus the discussion on f/g units, MCU and 
sorting block. 
 
Fig. 6. The overall architecture of LLR-SCL decoder. 
B. Processing element (PE) for LLR-based f and g units 
As shown in Fig. 6, the LLR-SC component decoder 
consists of multiple processing elements (PEs). Each PE 
contains an LLR-based f unit and an LLR-based g unit. Since 
the functions of these two units have been described in 
equations (6)(7), hence the architecture of a q-bit PE is 
developed as shown in Fig. 7. Here C2S and S2C represent the 
conversion blocks between 2’s complement and sign-
magnitude forms. The detail of LLR-based PE can be referred 
to [5]. 
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Fig. 7. The architecture of  q-bit LLR-based PE, cited from [5]. 
C. Metric Computation Unit (MCU) 
(14)-(17) describe the function of MCU. Since for each 
decoded bit  iu  either c or d can be input to the MCU, we use 
inputLLR to represent these for convenience. Then, according 
to (14)-(17), the q-bit architecture of MCU is developed as 
shown in Fig. 8. 
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Fig. 8. The architecture of q-bit  MCU. 
D. Sorting block 
Recall that the sorting block is used to compare those 
metrics and select the L paths with larger metrics. Here we use 
the batcher odd-even merge algorithm [6] to perform sorting 
function. Fig. 9 is an example architecture for 8-input sorting. 
Here C&S unit represents the compare and swap operation. It 
can be seen that for the example 8-input sorting block its 
critical path delay is 1+2+3=6 TC&S, where TC&S is the critical 
path delay of C&S unit. In general, for 2i-input sorting block, 
the critical path delay is 1+2+...i=(i+1)i/2 TC&S, and it is also 
the critical path delay of the overall LLR-SCL decoder. 
 
Fig. 9. The architecture of 8-input sorting block. 
V. ANALYSIS OF HARDWARE PERFORMANCE 
In this section the hardware performance of the LLR-SCL 
decoder is analyzed. Table I lists the hardware performances 
of LLR-SCL decoder and the conventional log-likelihood-
based SCL (LL-SCL) decoder [3-4]. For fair comparison, we 
assume that the listed decoders have the same n=1024, L=4 
and q-bit quantization1. In addition, both of their SC 
component decoders adopt line-type architecture [7]. 
Table I shows that the proposed LLR-SCL decoder is very 
area efficient than prior designs. Compared with the LL-SCL 
architecture, the LLR-SCL decoder reduces total gate count by 
50%. This great saving is contributed to the reduced need of 
data storage and computation for soft messages. Moreover, 
because the LLR-SCL and LL-SCL decoders have the same 
critical path delay and latency, it means these two designs 
have the same throughput. Therefore, hardware efficiency of 
LLR-SCL decoder, defined as the ratio between throughput 
and gate count, is 98% higher than that of LL-SCL design. 
It is noticed that another approach that derives the LLR-
based SCL was reported in [9]. Without prior access to [9], we 
independently propose the derivation procedure in this paper. 
Our derivation procedure is different from [9] but leads to the 
same final LLR-SCL form. This illustrates that the inherent 
1 Notice in practical design, LLR-based decoder usually needs less quantized 
bits than LL-based decoder for the same decoding performance. This 
phenomenon further demonstrates the advantage of the LLR-based solution. 
procedure of SCL algorithms can be interpreted in different 
ways. 
TABLE I.  COMPARISON BETWEEN LLR-SCL AND LL-SCL DECODERS 
Design Proposed LLR-SCL 
Original 
LL-SCL 
# of PE Ln/2=2048 
PE 
# of Adder 2 4 
# of C2S/S2C 4 8 
# of Comp&Sel 1 2 
# of MUX 2 4 
Gate count ~17q ~34q 
# of MCU L=4 0 
MCU 
# of Adder 2 N/A 
# of MUX 2 N/A 
# of C2S/S2C 1 N/A 
Gate count ~25/2q N/A 
# of Sorting Block 1 
Sorting 
Block 
# of C&S 19 
Gate count ~76q 
Bits of LLR/LL  
memory bank 
~L(2n-1)q 
=8188q 
~L(4n-2)q 
=16376q 
Bits of Path metrics 
 memory bank ~Lq=4q 
Bits of survival path 
 memory bank ~Ln=4096 
Total Gate count ~43134q+4096 ~86088q+4096 
Critical path delay 6TC&S 
Latency (clock cycle) 3n-2=3070 
Throughput (Normalized) 1 1 
Hardware Efficiency 
(Normalized) 1.98 1 
VI. CONCLUSION 
This paper presents LLR-based SCL decoding algorithm 
and hardware architecture. Analysis results show that the 
proposed LLR-SCL decoder has very low hardware 
complexity and is suitable for current LLR-based systems. 
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